Figure 3: Possible debug ports on the board